

INDEL 2018



NBTI and Radiation Related Degradation and Lifetime Estimation in power VDMOSFETs

D. Danković and N. Stojadinović

*University of Niš, Faculty of Electronic Engineering
Serbia*



Objective

■ To develop

a cost-effective method suitable for NBTI measurement on p-channel power VDMOSFETs

■ To investigate

- effects of static and pulsed NBT stressing on threshold voltage in p-channel power VDMOSFETs IRF9520
- NBTI and radiation related degradation

■ To analyse

- recoverable and permanent components of V_T shift in stressed devices
- lifetime in stressed devices


Outline

- Introduction
- Experimental details
 - Measurement method
 - Devices
- Results and discussion
 - Static and pulsed NBT stress
 - Lifetime estimation
 - NBTI and irradiation
- Conclusions

Introduction

- Degradation of power MOSFETs under the stresses, such as ionizing irradiation, high electric field, elevated temperature, etc., has been subject of extensive research
- **Negative Bias Temperature Instabilities (NBTI)** are critical:
 - in p-MOS devices
 - exposed to negative gate voltages (2-6 MV/cm)
 - at elevated temperatures (100-250°C)
- The above fields and/or temperatures are typical for burn-in testing, but also can be approached during the routine operation of power MOSFETs in automotive and industrial applications

NBTI are manifested as...




IRF9520 (pMOS)

$E_{ox} = 4\text{MV/cm}$

$T = 150^\circ\text{C}$

$t_{stress} = 2034\text{h}$

NBTI are manifested as...



IRF9520 (pMOS)

$E_{ox} = 4\text{MV/cm}$

$T = 150^\circ\text{C}$



$t_{stress} = 2034\text{h}$

Experimental details

- Devices:

Commercial p-channel power VDMOSFETs IRF9520 built in Si-gate technology

(6.8 A / 100 V; $V_T = -3.0$ V; $d_{ox} = 100$ nm)



**Plastic cases
TO-220**

Experimental details

■ Stress Type:

$$E_{ox} = 2-6 \text{ MV/cm}$$

↔

NBTI

$$d_{ox} = 100 \text{ nm}$$

↔



VDMOS

$$V_{GS} \approx E_{ox} \cdot d_{ox}$$

→


$$V_{GS} \approx -20 \div -60V !!!$$

Owing to the thick gate oxide, NBT stressing of these devices required gate stress voltage amplitudes even over -20V



Experimental details

- Measurement method: **Conventional S-M-S**
(Traditional S-M-S)




Experimental details

- Measurement method: **Conventional S-M-S**

Agilent B1500A Semiconductor Device Analyzer

There are two problems with this traditional NBTI characterization approach:


1. The stress voltage discontinuity, that occurs when the applied stress returns to zero before and after the degradation characterization, allows the device to recover from the applied stress.
2. The slow V_{th} measurement time also allows for recovery during the measurement phase.



Problem with traditional NBTI test

Experimental details _New Method


- Measurement method: **New Method for NBT Stress and Measuring NBTI Degradation in power VDMOSFETs**



Experimental details

Block diagram for
NBT stress and
measurement on
p-channel power
VDMOS transistor


Tektronix AFG3102
Agilent 6645A
Agilent 4156C parameter
analyzer
Heraeus HEP2




A. Prijić, D. Danković, Lj. Vračar, I. Manić, Z. Prijić, and N. Stojadinović,
“A method for negative bias temperature instability (NBTI) measurements
on power VDMOS transistors”, *Measurement Science and Technology*

Experimental details

high voltage
stress circuit



low voltage
measurement circuit



NBT stress


and

measurement

on p-channel power VDMOSFETs

Experimental details

Practical setup for NBT stress and measurement on p-channel power VDMOS transistor



- Tektronix AFG3102
- Agilent 6645A
- Agilent 4156C parameter analyzer
- Heraeus HEP2

Graphical user interface

- Computer controlled over IEEE-488 (GPIB) bus.
- PC application software is developed using .NET technology

VDMOS NBT Test

Instruments

USB-6009: Dev1
TEKTRONIX,AFG3102,C020237,SCPI:99.0 FV:1.2
HEWLETT-PACKARD,6645A,0fA.03.00sA.01.06c
HEWLETT-PACKARD,4156C,0.03.08:04.08:01.00
Power Supply initialized
Signal Generator initialized
Analyzer initialized
USB-6009 set up OK
Power Supply set up OK
Signal Generator set up OK
Analyzer set up OK

Signal Generator

Frequency (KHz): 10
Duty cycle (%): 50
Amplitude (V): -6.0

Power supply

Current (A): 0.50
Voltage (V): 45.00

Analyzer - Gate Sweep

From (V): -2.00
To (V): -4.75
Step (V): -0.05

Measurement options

Min. interval (sec): 60
Pause after stress (sec): 1.0
Results file name: results

Saturation
 Linear VDS (mV): 100
 Multiple measurements after stress
 Temperature control

Multiple measurements

Time (sec): Add Remove Remove all
Get default

Measurement timetable

Scheduled	Measurement at
60	20.1.2012 12:46:44 (1.66)
60	20.1.2012 12:47:45 (1.60)
180	20.1.2012 12:50:47 (1.56)
300	20.1.2012 12:55:48 (1.65)
300	20.1.2012 13:00:50 (1.60)
300	20.1.2012 13:05:52 (1.66)
300	20.1.2012 13:10:53 (1.61)
300	20.1.2012 13:15:55 (1.68)
600	20.1.2012 13:25:57 (1.64)
600	
600	


Stress type

DC only
 AC only
 DC first, then AC
 AC first, then DC

Test aborted

The timing sample of the gate voltage


the device remained
unstressed for
approximately 235 ms !!!



The timing sample of the gate voltage at an interim measurement during the NBTI test (measurement from -2 to -4.75 V, with -50 mV step; Tektronix DPO4035 oscilloscope).

Measurement Setup Verification

Measured transfer I - V characteristics



IRF9520

$E_{ox} = 4.5\text{MV/cm}$

$T = 175^\circ\text{C}$


$f = 10\text{kHz}$

$DTC = 50\%$

$t_{stress} = 24\text{hours}$

pause after stress = 0s


Measurement Setup Verification



Measured transfer I - V characteristics in the 'knee' region, illustrating the recovery effect

Threshold voltage shift

V_T values are calculated from I - V characteristics using second derivative method



The threshold voltage shifts were clearly more significant when the measurements were performed immediately after the stress

Experimental results 1st part

NBT Stressing

Static

up to 36 hours

negative gate voltage -35, -40, -45 V


drain and source terminals grounded

temperature 125, 150, 175°C

Pulsed

-
-
-
-

$f = 10 \text{ kHz}$, $DTC = 50\%$




Electrical characterization:

- Transfer I-V characteristics



Threshold voltage shift

-NBT stressing caused significant $\Delta V_T \uparrow$ $V_G \uparrow$ $T \uparrow$

- ΔV_T caused by pulsed NBT stress are **lower** than ΔV_T caused by static NBT stress




Threshold voltage shift



2nd factor- partial (dynamic) recovery
1st factor- different net stress time

Threshold voltage shift (net stress time)

$-\Delta V_T$ caused by pulsed NBT stress are **still lower** than ΔV_T caused by static NBT stress



ΔV_T time dependencies have been affected by partial recovery during off time !!!

Experimental results 2nd part

NBT Stressing

Pulsed


up to 24 hours

negative gate voltage -45 V

Temperature 175°C

on time = 50 μs = const
off time = varied

$T = \text{period} = \text{on time} + \text{off time}$
 $f = 1/\text{period} = 1/(\text{on time} + \text{off time})$
 $\text{DTC} = \text{on time}/(\text{on time} + \text{off time})$
 $N_{\text{pulses}} = 24\text{h}/(\text{on time} + \text{off time})$
Overall net stress time.....
Overall recovery time.....



Electrical characterization:

- Transfer I-V characteristics

Experimental results 2nd part

on time = 50 μ s = const, off time = varied

Stress conditions	Different groups of devices							
Pulse on-time [μs]	50	50	50	50	50	50	50	50
Pulse off-time [μs]	1.5625	3.125	6.25	12.5	25	50	75	100
Pulse period [μs]	51.625	53.125	56.25	62.5	75	100	125	150
DTC [%]	96.97	94.12	88.89	80.00	66.67	50.00	40.00	33.33
f [kHz]	19.39	18.82	17.78	16.00	13.33	10.00	8.00	6.67
\congNumber of pulses for 24h [$\times 10^9$]	1.674	1.626	1.536	1.382	1.152	0.864	0.691	0.576
Net stress time, overall [h]	23.27	22.59	21.33	20	16	12	9.6	8
Recovery time, overall [h]	0.73	1.41	2.67	4	8	12	14.4	16

Threshold voltage shift

NBT stress induced ΔV_T

- most significant for static
- decrease with $f \searrow$ DTC \searrow

1st factor:

lower duty cycle (or f)


- same on time
- longer off time

2nd factor:

different number of pulses

lower duty cycle -

fewer pulses and
lesser degradation




Stress conditions	Different groups of devices								
	Pulse on-time [μs]	50	50	50	50	50	50	50	50
Pulse off-time [μs]	1.5625	3.125	6.25	12.5	25	50	75	100	
DTC [%]	96.97	94.12	88.89	80.00	66.67	50.00	40.00	33.33	
Number of pulses [$\times 10^9$]	1.674	1.626	1.536	1.382	1.152	0.864	0.691	0.576	

Threshold voltage shift (net stress time)

ΔV_T vs. net stress time
shows complex f dependence


ΔV_T are nearly identical
at $f < 13.33\text{kHz}$
(off time $> 25\ \mu\text{s}$)

ΔV_T increasing
 f increases
13.33 – 19.39 kHz
(off time 25 - 1.5625 μs)




Time constant of 25 μs is very important in the case of pulsed NBT stress !!!

Threshold voltage shift



- Experimental results have pointed to the existence of characteristic time constant ($25 \mu\text{s}$) related to the recoverable and permanent components of stress-induced degradation.
- **$25 \mu\text{s}$ off-time** of the pulsed stress voltage was sufficient to **completely remove the recoverable component** of degradation in p-channel power VDMOSFETs.





Lifetime estimation

Lifetime estimation

Degradation monitor: stress-induced ΔV_T

Lifetime estimation:

1) Extraction of **experimental lifetime values**

Experimental lifetime – stress time required for stress-induced ΔV_T to reach failure criterion (FC) under the given stress conditions (V_G , T)

$$\text{FC: } \Delta V_T = 50 \text{ mV}$$

2) Extrapolation to **normal operating conditions** (gate bias and/or temperature)

Lifetime estimation – Models

Voltage models

$$\tau = A \cdot \exp(-B \cdot V_G) \quad V_G \text{ model}$$

$$\tau = A_1 \cdot \exp(B_1/V_G) \quad 1/V_G \text{ model}$$


$$\tau = C \cdot E^{-p} \quad \text{Power law model}$$

New temperature model


$$\Delta V_T = C_1 \cdot E_m \cdot t_n \cdot \exp(-E_a/kT)$$

$$\tau = A_2 \cdot \exp(B_2/T)$$

Extraction of experimental lifetime values



a) Extraction using (variable V_G , const T) data



b) Extraction using (const V_G , variable T) data

Extracted values of experimental lifetime:

- Shorter for higher stress voltages and/or temperatures
- **Significantly longer in the case of pulsed NBT stressing**


Extrapolation to normal operating conditions

Extrapolation along the voltage axis:

◇ exp. τ values extracted from
(variable V_G , const T) data – (a)

◇ extrapolation model derived
from a degradation model for
stress-induced ΔV_T
(power law, V_G , or $1/V_G$ model)

$1/V_G$ model



Extrapolation to:

- $V_G = 20$ V \rightarrow τ (lifetime) over three orders of magnitude higher under the pulsed gate bias conditions

Devices may maintain proper functionality for much longer period under the pulsed gate bias conditions than if kept constantly under the dc bias


Extrapolation can be done to any gate voltage, but only for the temperature used in the NBT stress experiment

Extrapolation to normal operating conditions

Extrapolation along the **temperature axis** :

- ◇ exp. τ values extracted from (const V_G , variable T) data – (b)
- ◇ extrapolation model derived from a degradation model for stress-induced ΔV_T

“1/T model”




Extrapolation to:

- $T = 100^\circ\text{C} \rightarrow \tau$ (lifetime) over two orders of magnitude higher under the pulsed gate bias conditions
Devices may maintain proper functionality for much longer period under the pulsed gate bias conditions than if kept constantly under the dc bias

Extrapolation can be done to any temperature, but only for the gate voltage used in the NBT stress experiment

Double extrapolation along both voltage and temperature axes



Legend:


o – experimental lifetime data

o – lifetime data obtained by $1/N_G$ model

o – lifetime data obtained by $1/T$ model


o – lifetime obtained by double extrapolation

Double extrapolation along both voltage and temperature axes




Lifetime estimation – 3D surface area

VDMOS
IRF9520



Lifetime estimation – Quasi 3D simulator





NBTI & IRRADIATION

Experimental results 3rd part

In some applications p-channel VDMOSFETs may be the subject of simultaneous irradiation and NBT stressing

IRRADIATION

dose 30 Gy, 60 Gy, 90 Gy
negative gate voltage -10 V
temperature, room

NBTS Static

168 hours
-45 V
175°C

Annealing


168 hours
0 V
175°C

drain and source terminals grounded

Electrical characterization:

- Transfer I-V characteristics

RAD&NBTS – Time dependencies of ΔV_T




NBT stress of irradiated devices caused

different threshold voltage behaviour strongly dependent on total dose received:

- in the case of highest total dose (90 Gy) it has actually lead to the decrease of V_T shift,
- for total dose of 60 Gy threshold voltage shift was almost negligible,
- in the case of lowest total dose (30 Gy) subsequent NBT stress induced further negative V_T shift.

NBTS – Time dependencies of ΔV_T



It is obvious that two mechanisms might be responsible for the effects observed during the post-irradiation NBT stress:

(i) activation of electrochemical reactions contributing to NBTI, which leads to **additional creation of Not and Nit**,

and

(ii) **annealing of irradiation-induced oxide charge and interface traps** due to high temperature ($175^\circ C$) applied.

Conclusions

- A description of a method suitable for NBTI measurements on p-channel VDMOS transistors was presented.
- Stress-induced degradation under the pulsed stress conditions was shown to be generally lower than in the case of static NBT stress.
- 25 μs off-time of the pulsed stress voltage was sufficient to completely remove the recoverable component of degradation.
- The use of voltage and temperature models for extrapolation to normal operation voltage and temperature is demonstrated.
- New approach in estimating the device lifetime, which assumes double extrapolation along both V_G and T axes, was proposed.
- Quasi 3D simulator for lifetime estimation in all kinds of MOS transistors, independent on production technology, was developed.
- Results of sequentially irradiation and NBT stressing were presented.